
CY28547
.....................Document #: 001-05103 Rev *B Page 15 of 24
PCI_STP#
PCI_F
PCI
SRC 100MHz
Tsu
Tdrive_SRC
Figure 11. PCI_STP# Deassertion Waveform
FS_A, FS_B,FS_C
VTT_PW RGD#
PW RGD_VRM
VDD Clock Gen
Clock State
Clock Outputs
Clock VCO
0.2-0.3mS
Delay
State 0
State 2
State 3
Wait for
VTT_PW RGD#
Sample Sels
Off
On
State 1
Device is not affected,
VTT_PW RGD# is ignored
Figure 12. VTTPWRGD# Timing DIagram
Figure 13. CY28547 State Diagram